Home.Verilog.Digital Design.Digital Basics.Python.RF Basics.
Previous.Next.
Custom Search

Feedback ? Send it to admin@fullchipdesign.com or join me at fullchip@gmail.com

Legal Disclaimer

Chip Designing for ASIC/ FPGA Design engineers and Students
FULLCHIPDESIGN
Digital-logic Design...  Dream for many students… start learning front-end…
Try navigation bar on top to explore the contents @ fullchipdesign

Legal Disclaimer

Custom Search
Verilog - RTL (Register Transfer Level)
Verilog is a programming language designed to program hardware at register transfer level. The digital hardware consists of concurrent and sequential events. A synchronous digital circuit is modeled with following considerations:



• A circuit behavior consists of sequential and parallel operations.
• Interim results are stored in registers.
• Registers are generally implemented as D Flip Flops.
• Data is transferred between registers which are synchronous to each other.
Verilog RTL implementation:-

Initial Statements for Test benches in Verilog.

Conditional ‘IF-ELSE’ statement and use of
‘always’ block in verilog rtl.

Conditional ‘Case’ Statements.

Synchronous Counters implementation.

Verilog ‘readmemh’ code to read hex values.













Function declaration in verilog.

Verilog file read write operations.

Verilog testbench example.

Verilog Binary to Gray Code conversion example.

Verilog code for clock domain crossing.

Half-adder, Full-adder, Tri-state buffer
Initial stmts.

IF-ELSE.

Case stms.

Readmemh.

Function.

Testbench.

Binary to Gray.

Cllock Crossing.

Half-adder.

Full-adder.

Tristate buffer.

Adder tb.

Counter_enable.

 Blocking.