Home.Verilog.Digital Design.Digital Basics.Python.RF Basics.
Previous.Next.
Custom Search

Legal Disclaimer

Chip Designing for ASIC/ FPGA Design engineers and Students
FULLCHIPDESIGN
Digital-logic Design...  Dream for many students… start learning front-end…

Legal Disclaimer

@TYH :- 4G LTE Long Term Evolution Tutorial, CloudComputing
PICS
Verilog Tutorial.
Get Noticed:- Submit your own content to be published on fullchipdesign.com

Send it to fullchip@gmail.com

Digital Basics Tutorial.

Logical Shift micro-operations RTL

~\Downloads\fc_v\shift_LR.v.html // Test Bench for generating random numbers
module shift_tb ();
reg clk, rst; 
reg[7:0] x_q;
reg[7:0] x_d;
reg[4:0] q_cnt;

integer k, i;
integer out; 
// Generate Clock
initial 
begin
    clk = 0;
   forever #10 clk = ~clk;
end
// Release reset
initial begin 
    rst = 0;
    # 50 rst = 1;
end
// Use positive edge of clock to shift the register value
// Implement logical right shift
always @(posedge clk or
    negedge rst)
begin
    if (!rst)
    begin
        x_q <= 'hed;
        q_cnt <= 0;
        out = $fopen("shift_LR.vec","w");
    end
    else
    begin
        x_q <= x_d;
        q_cnt <= q_cnt + 1;
        $fdisplay(out, "Pass %d Shift value in hex %b", q_cnt, x_q);
    end
end
// shift logic
always @(*)
begin
    x_d = x_q;
    x_d[7] = 0;
    for (i=0; i<7; i=i+1)
    begin
        x_d[i] = x_q[i+1];
    end
end
endmodule
Verilog code for logical shift right microoperations.
Logical Shift Right (LSR) verilog code and simulation results. LSR discussion here.

Logical Shift left (LSL)
verilog code, simulation results.

Circular Shift Right (CSR) verilog code, results and discussion.

Circular Shift Left (CSL) verilog code, simulation results.
In this section we will implement verilog code for shift micro-operations.
Initial stmts IF-ELSE Case stms Readmemh Function Testbench Binary to Gray Clock Crossing Half-adder Full-adder Tristate buffer Adder tb Counter_enable Blocking Operators Shift LSR Random Nos Sync RAM Verilog Tutorial
LTE - Long Term Evolution topics from here
Interview Questions. Main, FPGA, Digital Fundamentals