Home.Verilog.Digital Design.Digital Basics.Python.RF Basics.
Previous.
Next.
Custom Search

Legal Disclaimer

Chip Designing for ASIC/ FPGA Design engineers and Students
FULLCHIPDESIGN
Digital-logic Design...  Dream for many students… start learning front-end…

Legal Disclaimer

@TYH :- 4G LTE Long Term Evolution Tutorial, CloudComputing
PICS
Verilog Tutorial.
Get Noticed:- Submit your own content to be published on fullchipdesign.com

Send it to fullchip@gmail.com

Digital Basics Tutorial.
Shift micro operations and examples
Logical shift micro-operations:

These operations are associated with shift of data bits towards left or right and allowing a serial bit stream to occupy vacated bit positions.   
Circular shift micro-operations.

In this shift operation the MSB bit of the register are virtually connected to the LSB bit of the same register. So in case of shift operation (left or right) the data does not get lost. Instead the data moves in a circular fashion.

Refer Arithmetic shift micro-operation from here.

1

0

0

1

0

0

0

1

0

Links to all microoperations discussion:-

Arithmetic microoperations discussion,
Logical microoperations discussion,
Shift microoperations discussion,
Overflow conditions and discussion.
Shift micro operations are involved in shifting of bits of a register. These operations are categorized into three groups.

Logical shift micro-operation:  In these operations bit streams of 0 are used to fill in vacated bits.
 
Circular Shift micro-operation.

Arithmetic shift micro-operation.

Detailed discussion below
So after left shift 1 the content of register A will be
Clock Crossing Async FIFO Half Adder Full Adder Binary Adder Overflow Overflow Det Adder-Subtractor Multiplier Parity check RTL guidelines NAND to INVERTER VHDL RTL Arith Micro-ops Stack Org Parallel proc. Pipeline proc CMOS Intro
Verilog code examples for shift micro-operations are at links below:-

Logical Shift Right (LSR) verilog code,
Logical Shift left (LSL) verilog code,
Circular Shift Right (CSR) verilog code,
Circular Shift Left (CSL). Verilog code.
So an example of shift left microoperations on register A = 1001 is shown below: (Reverse of below will give shift right)
Interview Questions. Main, FPGA, Digital Fundamentals
LTE - Long Term Evolution topics from here