System Verilog (SV) Arrays
.
SystemVerilog supports array of following types fixed size, dynamic and associative. Multiple dimensions are only allowed on fixed size arrays.
So dynamic and associative arrays are only added in System Verilog.
Next we will discuss about Packed and un-