Custom Search
Feedback ? Send it to admin@fullchipdesign.com or join me at fullchip@gmail.com
Chip Designing for ASIC/ FPGA Design engineers and Students
FULLCHIPDESIGN
Digital-logic Design... Dream for many students… start learning front-end…
Try navigation bar on top to explore the contents @ fullchipdesign
Custom Search
Full-Adder discussion
Full-adder is represented in the diagram below. The circuit involves two half-adders & one OR gate.
Truth table for Half-adder is shown below:
In_x
In_y
Carry_in
sum_out
Carry_out
0
0
0
0
0
0
0
1
1
0
0
1
0
1
0
0
1
1
0
1
1
0
0
1
0
1
0
1
0
1
1
1
0
0
1
1
1
1
1
1