Home Verilog Digital Design Digital Basics Python RF Basics

Legal Disclaimer

Chip Designing for ASIC/ FPGA Design engineers and Students
FULLCHIPDESIGN
Digital-logic Design...  Dream for many students… start learning front-end…
Custom Search

Feedback ? Send it to admin@fullchipdesign.com or join me at fullchip@gmail.com

Digital Basics Binary Numbers 1s_complement 2s_complement Binary Subtraction Binary Sub. Ex's Sign_magnitude SignM EX Gray Coding BCD coding Digital gates NAND NOR & XNOR Theorems Boolean Functions BFunc Examples Minterm Maxterm Sum of Minterms Prdt of Maxterms 2 var K-map 3 var K-map 4 var K-map 5 var K-map Prime Implicant PI example

Legal Disclaimer

PICS
Topics @TYH :- 4G LTE Tutorial, Inside Smart-Phone, Cloud Computing
Previous Next
FORUM
FORUM
Verilog Tutorial.

Description:  This gate is fundamental of any operation where output is dependent on addition of all binary inputs.

Output = Input1 + Input2 …….. + Input N

Where, outputs and inputs are all in binary values ’1’ or ’0’

Description:  This gate is fundamental of any operation where output is complement of binary input.

Output = (Input)’

Where, output and input is in binary values ’1’ or ’0’

Gate 4:- Exclusive-OR (XOR)

Description:  This gate is fundamental of any operation where output is high only when two binary inputs are different.

Output = (Input1)*(Input2)’ +  (Input1)’ * (Input2)

Where, outputs and inputs are all in binary values ’1’ or ’0’

Combination of above logic gates results in few more fundamental logic gates

Gate 1:-  AND Gate

Description: This gate is fundamental of any operation where output is dependent on product of all binary inputs.

Output = Input1 * Input2 …….. * Input N

Where, outputs and inputs are all in binary values ’1’ or ’0’

Digital Logic Gates symbols and truth table

Fundamental Logic Gates in digital electronics:

AND, OR, NOT, XOR, NAND, NOR, X-NOR
X (Input 1)
Y (Input 2)
Z (Output)
0
0
0
0
1
0
1
0
0
1
1
1
X (Input 1)
Y (Input 2)
Z (Output)
0
0
0
0
1
1
1
0
1
1
1
1
X (Input 1)
Z (Output)
0
1
1
0
X (Input 1)
Y (Input 2)
Z (Output)
0
0
0
0
1
1
1
0
1
1
1
0

Gate 2:-  OR Gate

Gate 3:-  NOT Gate

Interview Questions. Main, FPGA, Digital Fundamentals
Hot Topics @FCD
 Cloud Computing
Overflow
Binary adder-subtractor circuit
Full-adder RTL & test-bench
Top Tech Topics @FCD
K-map - 2,3,4,5 var & Prime Implicant discussion
Verilog - learn with examples
Interview questions and hints