Verilog code for clock domain crossing from link embedded.
Following block diagram can used to implement clock domain crossing for phase offset clocks.
Double clocking through flops is generally implemented to avoid the metastability arising from setup or hold time violations.
Access setup and hold time details from here.
Metastability is a condition on the output signal of a flip-
A metastable signal does not represent a high ’1’ or a low ’0’ and results in unstable output or a glitch to the digital circuit.