Register Transfer Level & Microoperations.

Lets start our discussion of rtl and micro-operations with introductions to digital hardware operation

A digital hardware is a system of millions of logic blocks such as gates, flip-flops, memories etc. To implement any component inside a digital system requires basics understanding of its building blocks. 

So to understand any hardware implementation its nice to know following.
1. Good understanding of digital gates and flip-flops.
2. Good understanding for Register Transfer Level or rtl . 

Lets now discuss RTL or Register Transfer level.

Register transfer level :-  RTL is a specific term used by engineers to implement hardware specifications using a languages such as Verilog or VHDL. 

Registers :- Registers are group of flip-flops. Each flop within a register can store a digital value 1 or 0. The maximum number of values a register can hold is defined by the number of bits. An N bits register has N flip-flops and can store N binary values.  For example, a 4 bit register R1 can hold any  Value between ‘b0000 to ‘b1111. (‘b is for binary values).

Register transfer :- It's related to moving the contents of one register to another register for specific arithmetic operations. For example: Moving contents of register R2 to register R1. This kind of transfers generally occurs when a control condition is triggered.  

If (R2 greater 10) then  R1 <– R2

LTE - 4G Wireless Technology

Digital fundamentals.

Interview Questions.

Register/digital Microoperations.

These are the arithmetic operations executed on the contents of registers. Some examples are increment, decrement, right shift, left shift etc.  
So from the discussion above, for any hardware code follow the requirements below:- 
1. Declare registers to load and store binary data.
2. Define a list of microoperations.
3. Declare control conditions for executing microoperations.

Microoperations can be categorized further into following groups.
1. Aritmetic Microoperations.
2. Logic Microoperations. 
3. Shift Microoperations.


Verilog Tutorial.

LTE Tutorial.

Memory Tutorial.

Once the logic is coded, it needs to be simulated and synthesized to verify the correct implementation

Refer following resources on FCD to understand RTL implementations. 
1. RTL coding guidelines.
2. Verilog RTL example section. 
3. Digital basics section.

Hope you liked! this page. Don't forgot to access relevant previous and next sections with links below.