# Half-Adder ` circuit `

discussion with Verilog code.

Half-`two 1 bit inputs `

using a circuit composed of one AND gate and one XOR gate.

The `equations `

for sum_out and sum_carry are discussed below.

sum_out = in_x XOR in_y,

carry_out = in_x AND in_y