Home Verilog Digital Design Digital Basics Python RF Basics

Legal Disclaimer

Chip Designing for ASIC/ FPGA Design engineers and Students
FULLCHIPDESIGN
Digital-logic Design...  Dream for many students… start learning front-end…
Topics @TYH :- 4G LTE Tutorial, GVIM editor, Smart-Phone, Cloud Computing
FCD
Custom Search

Feedback ? Send it to admin@fullchipdesign.com or join me at fullchip@gmail.com

Legal Disclaimer

Previous.
Next.
Introduction Operators Initial stms Block vs. Non Blk IF-ELSE, CASE FORLOOP File Operations Read .bin format Function Call Testbench Random Numbers Shift Micro-ops Sync RAM Mem Generate Assertions Signed RTL
Verilog Tutorial.
Digital Basics Tutorial.

Following example shows the declaration of Verilog FOR loop.

 

 

First of all FOR loop is completely synthesizable construct. These are used when speed of digital hardware is critical and there is not much limitation on hardware utilization. With FOR loops we are basically instantiating same hardware circuit multiple times.

Verilog FOR loop. Can it be used to design hardware?

FOR loops in digital design.

Most commonly asked questions for Verilog and SystemVerilog are listed below.
initial begin
        for (i=0; i < 4; i=i+1)
            $display("%d:%h", i, data[i]);
end
Digital design always involves trade-off between speed and area. In case of FPGA’s the resources are limited and its recommended to carefully evaluate the use of FOR loops. Alternate approach is to pipeline design, its discussed on FCD at link. Complete usage is discussed is complete rtl example.
Question. Can we synthesize FOR loops to replicate hardware or fpga ?

Question. Is it valid or smart coding style to freely use FOR loops in RTL? Can we do increment using for loops? (yes)

Answer to above questions is elaborated below:
Cloud Computing ?
Whenever a document or photo is uploaded on the web, a thread of cloud computing is active. Learn more from here.
IF-ELSE, CASE.
File Operations.
Interview Questions. Main, FPGA, Digital Fundamentals
PICS
LTE - Long Term Evolution topics from here

SystemVerilog

Parameters passing, defparam & localparam

Alias, Array, Assertions