Legal Disclaimer

Tech in your hand
Custom Search

Feedback ? Send it to admin@fullchipdesign.com or join me at fullchip@gmail.com

Legal Disclaimer

An easy approach to understand tech specs
Learn to Impress
Home.Pics.LTE Home.OFDMA  .
Home Interrupt Ctrl Int Regs
Previous.
Next.
Interrupt Registers, VIC and NMI.
Interrupt status register (ISR) - Each bit of the register captures the status of the interrupts from individual peripherals.

Interrupt mask register (IMR) - Each bit of the register masks the interrupts from individual peripherals.

Interrupt pending register (IPR) - If IMR bit is set the interrupt will show-up in IPR bit.

Interrupt clear register (ICR) - Writing to this register bit will clear the intr bit from ISR.
Registers required for implementing interrupt.
Some essential features of interrupt controllers are below:

1.  Multiple interrupt request inputs gets stored in IPR and ISR. One bit is generally assigned for each interrupt source.  

2. Software can mask out particular interrupt requests by setting the corresponding bit in IMR.




3. Interrupts can be prioritized in hardware by implementing interrupt nesting of hardware sources.

Software is still expected to perform following functions in interrupt handler:
• Determine the interrupt source.
VIC Vectored Interrupt Controller
A Vectored Interrupt Controller (VIC) acts as a hardware accelerator for handling control for  software and save the complexity and latency on software side. Both the hardware and software portions of Interrupt controller are handled within hardware block. This block supplies the start address and vector address of the service routines.  This enables the highest priority request from the interrupt source.
Non-maskable Interrupt (NMI) -

An NMI can never be masked in hardware using IMR and are always propagated to the processor. Generally on getting a non-maskable interrupt the handler executes a piece of special monitor program. This monitor program manages the hardware failure scenario.  
Evolved Packet Core (EPC) system architecture for all IP.Mobility Management Entity (MME),
Serving System (S) Architecture (A) Evolution (E) Gateway or Serving Gateway SGW.
Packet Data Network (PDN) SAE Gateway
Enhanced Packet Data Gateway (ePDG)
Multiple antenna techniques - MIMO, Adaptive antenna systems - AAS and Antenna diversity - AD