We have already discussed Cache line and TAG memory in previous section. To implement an efficient hardware cache for processor to work efficiently we will need an architecture which will compare the requested address with all the locations in available cache. This architecture will require some added flags. We will discuss those flags next.
Now lets discuss some flags that goes along Associative cache implementation.