Home.Verilog.Digital Design.Digital Basics.Python.RF Basics.
Previous.
Next.
Custom Search

Legal Disclaimer

Chip Designing for ASIC/ FPGA Design engineers and Students
FULLCHIPDESIGN
Digital-logic Design...  Dream for many students… start learning front-end…

Legal Disclaimer

@TYH :- 4G LTE Long Term Evolution Tutorial, CloudComputing
PICS
Verilog Tutorial.
Get Noticed:- Submit your own content to be published on fullchipdesign.com

Send it to fullchip@gmail.com

Digital Basics Tutorial.

Synthesis: Pre-possessing of the design. (Syntax check, compile and elaboration.)

Stage 2. Pre-possessing of the design using Synthesis tool - The input rtl (verilog or vhdl) is then compiled by the synthesis tools to run syntax check and once passed then run elaboration on it.  

 

 

 

 

 

 

 

 

Elaboration is responsible to translate the design into a database of interlinked generic elements which are independent of design language. All the parameters in the design are processed. Also the linked design is checked for missing port connections and report it in the logs.  

Synth Stags.
Constriants.
Interview Questions. Main, FPGA, Digital Fundamentals
Interview Questions. Main, FPGA, Digital Fundamentals

We have already discussed first stage in previous topic:

Stage 1 (previous topic). Various inputs required to run EDA synthesis tool - RTL, Technology library and synthesis constraints.

Next Synthesis step, is to run pre-processing of digital design in EDA.

LTE - Long Term Evolution topics from here

5 Steps required to build a functional FPGA load (valid for most EDA flows)

How to implement a Integrated Clock Gating (ICG) cell from vendor library.

CMOS Digital Integrated Circuit design for VLSI.

In next topic we will cover Design Constraints for digital design.