Send it to fullchip@gmail.com
EX1: 
Step 1: Convert to 2's complement for negative numbers.


Signed number addition of two negative numbers and overflow condition.
Step 2: Add & store the result in sum register 5 bits wide.
1 001
1 010

1 0 011

Step 3: No carry into signed bit but carry out of signed bit. In this scenario keep MSB as sign and take 2’s complement of lower 4 bits.
Result: 5’b1 1101 = 0x1D = 
Summary in table below
Values 
Observations 
2 bit Binary representation for [1] carry in, [0] carry out 
Use Bit[4] as sign for overflow 
Bit[3] as sign, value, 2’s complement. 
Bit[2:0] as value or 2’s complement.

 
No carry into signed bit but carry out of signed bit. 
01 
Yes 
Bit[4] =1 so take 2’s complement.

Bit[4] = 1 so take 2’s complement. 
5 Steps required to build a functional FPGA load (valid for most EDA flows)
How to implement a Integrated Clock Gating (ICG) cell from vendor library.
CMOS Digital Integrated Circuit design for VLSI.