﻿ IP3 Third Order Intercept point, IIP3, OIP3 and plot discussion. Third harmonic components
Home Verilog Digital Design Digital Basics Python RF Basics
Chip Designing for ASIC/ FPGA Design engineers and Students
FULLCHIPDESIGN
Digital-logic Design...  Dream for many students… start learning front-end…
Topics @TYH :- 4G LTE Tutorial, GVIM editor,
Custom Search

Feedback ? Send it to admin@fullchipdesign.com or join me at fullchip@gmail.com

MDS & DR IM distortion IP3 IP3 Plot RX characterization Antenna Sel Cascade F PLL

IP3 or Third Order Intercept point

The IP3 is the intercept point of extrapolated, inter-modulated and distorted third harmonic components. It is plotted as Output power vs. Input power.

As shown in the diagram above, the higher the value of IP3 point, the lower is the value of intermodulation product of incoming signals.

Plot to show IP3 point calculation

Input IP3 - IIP3
Output
Power
Input Power
Third Harmonic intercept point - IP3
Third harmonic
components
Resources
Verilog RTL code examples for front-end chip design.
Digital Design Topics
Stack Organization - LIFO, RPN
RTL coding guidelines. ICG cell, Assertions, , levelsChandle
Pipeline vs. Parallel processing.
Digital Logic fundamentals topics @ fcd
Digital basics tutorial
Binary number discussion, 1 and 2 complement discussion,
Digital logic gates basic (AND, OR, XOR, NOT) and derived (NAND, NOR and XNOR). Drive XOR from NAND gates. Drive XOR from NOR gates Discussion of Boolean Algebra with examples. Duality Principle, Huntington Postulates, Theorems of Boolean Algebra - discussion with examples, Boolean Functions, Canonical and Standard Forms, Minterms and Maxterms Sum of Minterms, Product of Maxterms or Canonical Forms, Karnaugh map or K-map discussion 2, 3, ,4 and 5 var’s Prime Implicant and Gate level minimization examples.
Evolved Packet Core (EPC) system architecture for all IP.Mobility Management Entity (MME), Serving System (S) Architecture (A) Evolution (E) Gateway or SAE Gateway MIMO, Adaptive antenna systems - AAS and Antenna diversity - AD
Verilog code - Half-Adder, Full-Adder
Other related RF topics:-
Cascade IP3 calculation
The formula to calculate the cascade IP3 is shown below:-
STG1 or Stage 1 = Gain value as Gain1 and IP3 value as IP31
STG2 or Stage 2 = Gain2, IP32
STG3 or Stage 3 = Gain3, IP33
STG4 or Stage 4 = Gain4, IP34

Final IP3 = IP3_Total
Hardware components of a smart-phone.