Custom Search

Feedback ? Send it to admin@fullchipdesign.com or join me at fullchip@gmail.com

Chip Designing for ASIC/ FPGA Design engineers and Students

FULLCHIPDESIGN

Digital-logic Design... Dream for many students… start learning front-end…

Prime Implicants discussion with help of Karnaugh map (K-

Gate level Minimization Example. Refer prime implicants basics from here

Example :-

Truth Table

So Following are the Four Essential Prime Implicants.

z’w, xz’, xw, x’zw’

Next step is to map remaining two(7 and 10) minterms in all possible combinations.

for Minterm 7,

yw or yz

for Minterm 10,

xy or yz

So the final simplified solutions of the function are

Solution 1. z’w + xz’+ xw + x’zw’ + yw + xy

Solution 2. z’w + xz’+ xw + x’zw’ + yz

K-map location number

x

y

z

w

Output Function

0

0

0

0

0

1

0

0

0

1

x’y’z’w

2

0

0

1

0

x’y’zw’

3

0

0

1

1

4

0

1

0

0

5

0

1

0

1

x’yz’w

6

0

1

1

0

x’yzw’

7

0

1

1

1

x’yzw

8

1

0

0

0

xy’z’w’

9

1

0

0

1

xy’z’w

10

1

0

1

0

xy’zw’

11

1

0

1

1

12

1

1

0

0

xyz’w’

13

1

1

0

1

xyz’w

14

1

1

1

0

xyzw’

15

1

1

1

1

xyzw

K– map plot of 11 Minterms

There are Four essential terms for the function in discussion. The essential terms are shown within squares in the Truth Table.

zw

xy

Interview Questions. Main, FPGA, Digital Fundamentals

Resources

Verilog RTL code examples for front-end chip design.

Digital Design Topics

Half-adder , full-adder ,

Adder-sub tractor

Stack Organization - LIFO, RPN

Parity Generation and error checking

Binary multiplier circuit.

CMOS introduction

Digital fundamentals -

RTL coding guidelines. ICG cell, Assertions, $assertkill, levels. Chandle

Pipeline vs. Parallel processing.

Verilog RTL code examples for front-

Digital Design Topics

Half-

Adder-

Stack Organization -

Parity Generation and error checking

Binary multiplier circuit.

CMOS introduction

Digital fundamentals -

RTL coding guidelines. ICG cell, Assertions, $assertkill, levels. Chandle

Pipeline vs. Parallel processing.

Arithmetic, logical and shift microoperations.

Binary to Gray code conversion

Readmemh, Readmemb. Random numbers

Memory Implementation - sync Ram and Testbench

Binary to Gray code conversion

Readmemh, Readmemb. Random numbers

Memory Implementation -

Cloud Computing ?

Whenever a document or photo is uploaded on the web, a thread of cloud computing is active. Learn more from here.

Whenever a document or photo is uploaded on the web, a thread of cloud computing is active. Learn more from here.