universal gate NAND, NOR & XNOR symbols and truth tables.

Custom Search

Feedback ? Send it to admin@fullchipdesign.com or join me at fullchip@gmail.com

Chip Designing for ASIC/ FPGA Design engineers and Students

FULLCHIPDESIGN

Digital-logic Design... Dream for many students… start learning front-end…

FORUM

Combination of fundamental logic gates:

Gate 5:- NAND Description: This gate is fundamental of any operation where output is complement of product of all binary inputs.

Output = (Input1 * Input2 …….. * Input N)’

Where, outputs and inputs are all in binary values ’1’ or ’0’

Gate 6:- NOR

Description: This gate is fundamental of any operation where output is complement of addition of all binary inputs.

Output = (Input1 + Input2 …….. + Input N)’

Where, outputs and inputs are all in binary values ’1’ or ’0’

Gate 7:- Exclusive-NOR (XNOR)

Description: This gate is fundamental of any operation where output is low only when two binary inputs are different.

Output = (Input1)’*(Input2)’ + (Input1) * (Input2)

Where, outputs and inputs are all in binary values ’1’ or ’0’

Digital Logic Gates - NAND, NOR and XNOR

X (Input 1)

Y (Input 2)

Z (Output)

X (Input 1)

Y (Input 2)

Z (Output)

X (Input 1)

Y (Input 2)

Z (Output)

Resources

Verilog RTL code examples for front-end chip design.

Digital Design Topics
Half-adder, full-adder,
Adder-sub tractor

Stack Organization - LIFO, RPN

Parity Generation and error checking

Binary multiplier circuit.

CMOS introduction

Digital fundamentals -

RTL coding guidelines. ICG cell, Assertions, $assertkill, levels. Chandle

Pipeline vs. Parallel processing.

Interview Questions. Main, FPGA, Digital Fundamentals