Home.Verilog.Digital Design.Digital Basics.Python.RF Basics.
Previous.
Next.
Custom Search

Legal Disclaimer

Chip Designing for ASIC/ FPGA Design engineers and Students
FULLCHIPDESIGN
Digital-logic Design...  Dream for many students… start learning front-end…

Legal Disclaimer

@TYH :- 4G LTE Long Term Evolution Tutorial, CloudComputing
PICS
Verilog Tutorial.
Get Noticed:- Submit your own content to be published on fullchipdesign.com

Send it to fullchip@gmail.com

Digital Basics Tutorial.

Logical Shift Left micro-operation rtl code simulation results

Pass  0 Shift value in hex 11101101
Pass  1 Shift value in hex 11011010
Pass  2 Shift value in hex 10110100
Pass  3 Shift value in hex 01101000
Pass  4 Shift value in hex 11010000
Pass  5 Shift value in hex 10100000
Pass  6 Shift value in hex 01000000
Pass  7 Shift value in hex 10000000
Pass  8 Shift value in hex 00000000 <-- After shift 0 is filled in
Pass  9  Shift value in hex 00000000
Pass 10 Shift value in hex 00000000
Pass 11 Shift value in hex 00000000
Pass 12 Shift value in hex 00000000
Pass 13 Shift value in hex 00000000
Pass 14 Shift value in hex 00000000
Pass 15 Shift value in hex 00000000
Pass 16 Shift value in hex 00000000
Pass 17 Shift value in hex 00000000
Pass 18 Shift value in hex 00000000
Pass 19 Shift value in hex 00000000
Pass 20 Shift value in hex 00000000
Home Shift LSR LSR result Log shift L LSL result Cir shift L CSL result Cir Shift R CSR result