Custom Search
Feedback ? Send it to admin@fullchipdesign.com or join me at fullchip@gmail.com
Chip Designing for ASIC/ FPGA Design engineers and Students
FULLCHIPDESIGN
Digital-logic Design... Dream for many students… start learning front-end…
Topics @TYH :- 4G LTE Tutorial, Inside Smart-Phone , Cloud Computing
3 -
Truth Table
3 variable K– map
00
01
4
5
11
10
7
6
x’y’z’
x’y’z
x’yz
x’yz’
xy’z’
xy’z
xyz
xyz’
K-
x
y
z
Output Function
0
0
0
0
x’y’z’
1
0
0
1
x’y’z
2
0
1
0
x’yz’
3
0
1
1
x’yz
4
1
0
0
xy’z’
5
1
0
1
xy’z
6
1
1
0
xyz’
7
1
1
1
xyz
0
1
x
yz
Resources
Clock Domain Crossing Discussion with
rtl & testbench example.
Rate change(asynchronous) FIFO design and fifo depth calculation.
Half-adder , Full-adder , 4-bit binary adder , adder-subtractor circuit, overflow with rtl & testbench. Binary Multiplier, Parity error TT
Arithmetic, logical, shift micro-operations . Stack organization, LIFO, RPN discussion.
VHDL rtl - Synchronous flip-flop , latch, shim to improve timing and counter example
RTL coding guidelines. ICG cell, Assertions, $assertkill, levels.
Digital design Interview questions.
FPGA Interview. FPGA flow.
Guide to Graduate studies in US
Pipeline vs. Parallel processing.
Clock Domain Crossing Discussion with
rtl & testbench example.
Rate change(asynchronous) FIFO design and fifo depth calculation.
Half-
VHDL rtl -
RTL coding guidelines. ICG cell, Assertions, $assertkill, levels.
Digital design Interview questions.
FPGA Interview. FPGA flow.
Guide to Graduate studies in US
Pipeline vs. Parallel processing.
Interview Questions. Main, FPGA, Digital Fundamentals