Home.Verilog.Digital Design.Digital Basics.Python.RF Basics.
Previous.Next.
Custom Search

Feedback ? Send it to admin@fullchipdesign.com or join me at fullchip@gmail.com

Legal Disclaimer

Chip Designing for ASIC/ FPGA Design engineers and Students
FULLCHIPDESIGN
Digital-logic Design...  Dream for many students… start learning front-end…

Legal Disclaimer

Topics @TYH :- 4G LTE Tutorial, Inside Smart-Phone, Cloud Computing
PICS
FORUM
FORUM
Verilog Tutorial.
Binary Numbers.
1s_complement.
2s_complement.
Binary Subtraction.
Binary Sub. Ex's.
Sign_magnitude.
SignM EX.
Gray Coding.
BCD coding.
Digital gates.
NAND NOR & XNOR.
Theorems.
Boolean Functions.
BFunc Examples.
Minterm Maxterm.
Sum of Minterms.
Prdt of Maxterms.
2 var K-map.
3 var K-map.
4 var K-map.
5 var K-map.
Prime Implicant.
PI example.

Example:- Signed Magnitude Arithmetic

Answer. The arithmetic sum of two numbers +25 and -37 using signed magnitude method is -12 (10001100)  

Sign Bit

1

1

Example 1: Add -37 to +25

+ 25          in signed convention   00011001                             00011001

- 37           in 2’s complement      11011011                             11011011

                                              Equivalent Result: -                   1110100

2’s complement of result = 0001100

Overflow conditions and examples. Click here