Custom Search
Feedback ? Send it to admin@fullchipdesign.com or join me at fullchip@gmail.com
Chip Designing for ASIC/ FPGA Design engineers and Students
FULLCHIPDESIGN
Digital-logic Design... Dream for many students… start learning front-end…
Topics @TYH :- 4G LTE Tutorial, Inside Smart-Phone , Cloud Computing
Prime Implicants discussion with help of Karnaugh map (K-
What do you mean by prime Implicants?
Final product term obtained from K-
What are Essential Terms ?
When one Minterm can only be represented by one Prime Implicant then it is called essential term.
Why it is required ?
It helps in determining other possible simplifications for functions with multiple variables.
Can you explain it with a example?
Yes, check below
Example :-
K-map location number
x
y
z
w
Output Function
0
0
0
0
0
1
0
0
0
1
x’y’z’w
2
0
0
1
0
x’y’zw’
3
0
0
1
1
4
0
1
0
0
5
0
1
0
1
x’yz’w
6
0
1
1
0
x’yzw’
7
0
1
1
1
x’yzw
8
1
0
0
0
xy’z’w’
9
1
0
0
1
xy’z’w
10
1
0
1
0
xy’zw’
11
1
0
1
1
12
1
1
0
0
xyz’w’
13
1
1
0
1
xyz’w
14
1
1
1
0
xyzw’
15
1
1
1
1
xyzw
Resources
Clock Domain Crossing rtl & testbench example.
Rate change (asynchronous) FIFO design and fifo depth calculation.
Half-adder , Full-adder , 4-bit binary adder , adder-subtractor circuit, overflow with rtl & testbench. Binary Multiplier, Parity error TT
Arithmetic, logical, shift micro-operations . Stack organization, LIFO, RPN discussion.
RTL coding guidelines. ICG cell, Assertions, $assertkill, levels.
Digital design Interview questions.
FPGA Interview. FPGA flow.
Guide to Graduate studies in US
Pipeline vs. Parallel processing.
Clock Domain Crossing rtl & testbench example.
Rate change (asynchronous) FIFO design and fifo depth calculation.
Half-
RTL coding guidelines. ICG cell, Assertions, $assertkill, levels.
Digital design Interview questions.
FPGA Interview. FPGA flow.
Guide to Graduate studies in US
Pipeline vs. Parallel processing.