Home.Verilog.Digital Design.Digital Basics.Python.RF Basics.
Previous.Next.
Custom Search

Feedback ? Send it to admin@fullchipdesign.com or join me at fullchip@gmail.com

Legal Disclaimer

Chip Designing for ASIC/ FPGA Design engineers and Students
FULLCHIPDESIGN
Digital-logic Design...  Dream for many students… start learning front-end…

Legal Disclaimer

PICS
Verilog Tutorial.
Binary Numbers.
1s_complement.
2s_complement.
Binary Subtraction.
Binary Sub. Ex's.
Sign_magnitude.
SignM EX.
Gray Coding.
BCD coding.
Digital gates.
NAND NOR & XNOR.
Theorems.
Boolean Functions.
BFunc Examples.
Minterm Maxterm.
Sum of Minterms.
Prdt of Maxterms.
2 var K-map.
3 var K-map.
4 var K-map.
5 var K-map.
Prime Implicant.
PI example.

Combination of fundamental logic gates:

Gate 5:-  NAND

Description: This gate is fundamental of any operation where output is complement of product of all binary inputs.

Output = (Input1 * Input2 …….. * Input N)’

Where, outputs and inputs are all in binary values ’1’ or ’0’

Gate 6:- NOR

Description:  This gate is fundamental of any operation where output is complement of addition of all binary inputs.

Output = (Input1 + Input2 …….. + Input N)’

Where, outputs and inputs are all in binary values ’1’ or ’0’

Gate 7:- Exclusive-NOR (XNOR)

Description:  This gate is fundamental of any operation where output is low only when two binary inputs are different.

Output = (Input1)’*(Input2)’ +  (Input1) * (Input2)

Where, outputs and inputs are all in binary values ’1’ or ’0’

Digital Logic Gates NAND, NOR and XNOR

X (Input 1)
Y (Input 2)
Z (Output)
0
0
1
0
1
1
1
0
1
1
1
0
X (Input 1)
Y (Input 2)
Z (Output)
0
0
1
0
1
0
1
0
0
1
1
0
X (Input 1)
Y (Input 2)
Z (Output)
0
0
1
0
1
0
1
0
0
1
1
1