Custom Search
Feedback ? Send it to admin@fullchipdesign.com or join me at fullchip@gmail.com
Chip Designing for ASIC/ FPGA Design engineers and Students
FULLCHIPDESIGN
Digital-logic Design... Dream for many students… start learning front-end…
Topics @TYH :- 4G LTE Tutorial, Inside Smart-Phone , Cloud Computing
Circular Shift Right micro-
Verilog code for circular shift right microoperations.
module shift_tb ();
reg clk, rst;
reg[7:0] x_q;
reg[7:0] x_d;
reg[4:0] q_cnt;
integer k, i;
integer out;
//clock
initial
begin
clk = 0;
forever #10 clk = ~clk;
end
//reset
initial begin
rst = 0;
# 50 rst = 1;
end
// Use positive edge of clock to shift the register value
// Implement cyclic shift right
always @(posedge clk or
negedge rst)
begin
if (!rst)
begin
x_q <= 'hed;
q_cnt <= 0;
out = $fopen("shift_CR.vec","w");
end
else
begin
x_q <= x_d;
q_cnt <= q_cnt + 1;
$fdisplay(out, "Pass %d Shift value in hex %b", q_cnt, x_q);
end
end
//shift logic
always @(*)
begin
x_d = x_q;
x_d[7] = x_q[0];
for (i=0; i<7; i=i+1)
begin
x_d[i] = x_q[i+1];
end
end
endmodule
Return to Verilog Tutorial