Chip Designing for ASIC/ FPGA Design engineers and Students

FULLCHIPDESIGN

Digital-logic Design...  Dream for many students… start learning front-end…

Topics @TYH :- 4G LTE Tutorial, Inside Smart-Phone, Cloud Computing

SystemVerilog ‘chandle’ for “DPI-C”

In systemVerilog, ‘chandle’ is used to pass C pointers as arguments to DPI functions or tasks.






Example Use:-
import “DPI-C” function void calc_pass (chandle pointer);

Few things to learn about using ‘chandle’

While importing functions as DPI, the ports can’t be declared as ‘chandle’ data type.

No senstivity list declarations.

‘chandle’ can be passed as arguments to functions and tasks. It can also be used within SystemVerilog ‘class’.

Only available for SystemVerilog.

Misc. Verilog RTL examples:-

Binary to Gray Code conversion, File read write operations.
Clock domain crossing, Half-adder, Full-adder, Tri-state buffer, Verilog testbench to validate half-adder, full-adder and tri-state buffer.

VERILOG HOME

Resources

Digital design resources
Clock Domain Crossing Discussion with
rtl & testbench example.

Rate change(asynchronous) FIFO design and fifo depth calculation.

Half-adder, Full-adder, 4-bit binary adder , adder-subtractor circuit, overflow with rtl & testbench. Binary Multiplier, Parity error TT
Arithmetic, logical, shift micro-operations. Stack organization, LIFO, RPN discussion.
VHDL rtl - Synchronous flip-flop, latch, shim to improve timing and counter example

RTL coding guidelines. ICG cell, Assertions, $assertkill, levels.
Digital design Interview questions.
FPGA Interview. FPGA flow.
Guide to Graduate studies in US

Pipeline vs. Parallel processing.

Interview Questions. Main, FPGA, Digital Fundamentals