Chip Designing for ASIC/ FPGA Design engineers and Students

FULLCHIPDESIGN

Digital-logic Design...  Dream for many students… start learning front-end…

@TYH :- 4G LTE Long Term Evolution Tutorial, CloudComputing

Get Noticed:- Submit your own content to be published on fullchipdesign.com

Computer Organization.
Memory Organization.
Cache Organization.
Interrupt controller.

How to implement a Integrated Clock Gating (ICG) cell from vendor library.

Purpose - During idle modes, the clocks can be gated-off to save some power on chip.

Technique - Use a combination of AND + Latch  to avoid any glitches on the clocks. A glitch can propagate a false edge on to the design.

Manual insertion of ICG - The clock gating can be implemented through logic circuits and ICG’s. Most of Clock Gating Cells from vendor libraries have a Verilog or VHDL rtl codes. The Verilog versions has module instance that can be instantiated in the source code.

Most of  ICG module instances will possibly have following IO’s
3 input ports -  clk, clk_en and test
1 output port - clk for gated clock.

Automated Insertion of ICG -
Some power aware tools insert the ICG’s through automated software algorithms.

Most common types of common clock gating cells are listed below

Latch Based Clock Gating Buffer for Negedge.
Latch Based Clock Gating Buffer for Posedge.

Latch Based Clock Gating Buffer Negedge diagram -  The circuit employs a latch and OR gate with one input inverted. The output clock is always clock gated low when Enable is low.

Latch Based Clock Gating Buffer Posedge diagram -  The circuit employs a latch with inverted clock input and a AND gate. The output clock is always clock gated HIGH when Enable is low.

Blogs in technology and digital design
On this page Integrated Clock Gating (ICG) cell

Next blog - Assertions

Arithmetic, logical and shift microoperations.
Binary to Gray code conversion
Readmemh, Readmemb. Random numbers
Memory Implementation - sync Ram and Testbench

Media Gallery

Las Vegas
Grand Canyon
Alcatraz -the rock
San Francisco
Napa Valley
Los Angeles
17 Mile Drive
Golden Gate Bridge
Blog- Planning California Trip

Verilog Tutorial

LTE: Long Term Evolution topics

Interview Questions. Main, FPGA, Digital Fundamentals

Cloud Computing ?
Whenever a document or photo is uploaded on the web, a thread of cloud computing is active. Learn more from here.