Chip Designing for ASIC/ FPGA Design engineers and Students
Digital-logic Design... Dream for many students… start learning front-end…
Get Noticed:- Submit your own content to be published on fullchipdesign.com
How to implement a Integrated Clock Gating (ICG) cell from vendor library.
Most of ICG module instances will possibly have following IO’s
3 input ports - clk, clk_en and test
1 output port - clk for gated clock.
Automated Insertion of ICG -
Some power aware tools insert the ICG’s through automated software algorithms.
Most common types of common clock gating cells are listed below
Latch Based Clock Gating Buffer for Negedge.
Latch Based Clock Gating Buffer for Posedge.
Latch Based Clock Gating Buffer Posedge diagram - The circuit employs a latch with inverted clock input and a AND gate. The output clock is always clock gated HIGH when Enable is low.
Blogs in technology and digital design
On this page Integrated Clock Gating (ICG) cell