Home.Verilog.Digital Design.Digital Basics.Python.RF Basics.
Previous.Next.
Custom Search

Legal Disclaimer

Chip Designing for ASIC/ FPGA Design engineers and Students
FULLCHIPDESIGN
Digital-logic Design...  Dream for many students… start learning front-end…

Legal Disclaimer

@TYH :- 4G LTE Long Term Evolution Tutorial, CloudComputing
PICS
Verilog Tutorial.
Get Noticed:- Submit your own content to be published on fullchipdesign.com

Send it to fullchip@gmail.com

Digital Basics Tutorial.
Half-Adder discussion
Half-adder is represented in the diagram below.  Its used to calculate sum of 2 bits using a circuit composed of one AND gate and one XOR gate.
Truth table for Half-adder circuit is shown below:
in_x
in_y
out_sum
out_carry
0
0
0
0
0
1
1
0
1
0
1
0
1
1
0
1
Clock Crossing Async FIFO Half Adder Full Adder Binary Adder Overflow Overflow Det Adder-Subtractor Multiplier Parity check RTL guidelines NAND to INVERTER VHDL RTL Arith Micro-ops Stack Org Parallel proc. Pipeline proc CMOS Intro
In_x
In_y
Carry_in
Sum_out
Carry_out
Interview Questions. Main, FPGA, Digital
LTE - Long Term Evolution topics from here