﻿ FIFO depth calculation, FIFO design example. Verilog gray coding example and clock domain crossing discussion
Home Verilog Digital Design Digital Basics Python RF Basics
Chip Designing for ASIC/ FPGA Design engineers and Students
FULLCHIPDESIGN
Digital-logic Design...  Dream for many students… start learning front-end…
Custom Search

Feedback ? Send it to admin@fullchipdesign.com or join me at fullchip@gmail.com

Home Verilog Digital Design Digital Basics Python RF Basics
Topics @TYH :- 4G LTE Tutorial, GVIM editor,
Previous Next

Asynchronous FIFO design/depth calculation

Understanding FIFO

FIFO is a First in First Out is used to buffer data in Digital Systems. Requirement of FIFO arises when the reads are slower than the writes.

Designing a FIFO

Calculating FIFO parameters:

In order to calculate the depth of the FIFO, first we need to understand the worst case scenario of that particular design.  Here is an example of a worst case scenario:-

Write side of FIFO:

Write clock frequency = 15 MHz (clk_wr)

Maximum size of the Burst = 100 bytes (burst_width)

Delay between writes in a burst = 1 clock cycle (wr_delay)

Delay between reads = 2 clock cycles (rd_delay)

Six step approach to calculate FIFO parameters.

Step1:- FIFO Width = 8 (1 byte = 8 bits worth of data at each buffer location)

Step2:- Assume depth of FIFO to capture the complete buffer = 100 (maximum size of burst)

Step3:- No of write clock cycles for writing 100 locations in FIFO = 100 @ clk_wr

Step4:- Time taken to write 100 locations = 100/(15*10^6) = 6.67 us

Step5:- No of reads during 6.67 us = (6.67 us) * 10 * 10^6 = 66.7 @ clk_read (approx 67)