Home.Verilog.Digital Design.Digital Basics.Python.RF Basics.
Previous.
Next.
Custom Search

Legal Disclaimer

Chip Designing for ASIC/ FPGA Design engineers and Students
FULLCHIPDESIGN
Digital-logic Design...  Dream for many students… start learning front-end…

Legal Disclaimer

@TYH :- 4G LTE Long Term Evolution Tutorial, CloudComputing
PICS
Verilog Tutorial.
Get Noticed:- Submit your own content to be published on fullchipdesign.com

Send it to fullchip@gmail.com

Computer Organization.
 Memory Organization.
 Cache Organization.
 Interrupt controller.
Digital Basics Tutorial.

Drive XOR from NAND gate - logic exercise

Step 2 involves Invert of A and invert of B. check circuit for nand to inverter

So the digital logic circuit to drive XOR from NAND is below.

Diagram here

Clock Crossing Async FIFO Half Adder Full Adder Binary Adder Overflow Overflow Det Adder-Subtractor Multiplier Parity check RTL guidelines NAND to INVERTER VHDL RTL Arith Micro-ops Stack Org Parallel proc. Pipeline proc CMOS Intro
Some of the most important interview questions includes the conversion of gates. In this section we are going to discuss logic to drive XOR gate from using only NAND gates. Some other topics that we have already discussed listed below:

Convert NAND to Inverter logic
 Drive XOR gate from NORgate.

Lets start the discussion with truth tables of XOR and NAND.
A
B
Y
0
0
0
0
1
1
1
0
1
1
1
0
A
B
Y
0
0
0
0
1
1
1
0
1
1
1
0
First reformat the XOR equation.
 Step 1 :- A'B + AB' = [(A+B')' + (A'+B)'] using theorems T7, T8 & T9
 Step 2 :- [((A')'+B')' + (A' + (B')')'] using theorems T7, T8 and T9
Misc. Verilog RTL examples:- VERILOG HOME
 Binary to Gray Code conversion
 File read write operations.
 Clock domain crossing.
 Half-adder, Full-adder, Tri-state buffer .
 Verilog testbench to validate half-adder, full-adder and tri-state buffer.
Resources
Verilog RTL code examples for front-end chip design.
Digital Design Topics
 Half-adder, full-adder,
 Adder-sub tractor
 Stack Organization - LIFO, RPN
 Parity Generation and error checking
 Binary multiplier circuit.
CMOS introduction
 Digital fundamentals -
RTL coding guidelines. ICG cell, Assertions, $assertkill, levels. Chandle
 Pipeline vs. Parallel processing.

XOR Truth Table:-

NAND Truth Table

Assertions introduction
 Concise assertions
 Assertion levels
Universal NAND Gate.
 Derive AND gate from NAND.
 OR gate from universal NAND.
 Derive XOR gate from universal NAND gate.
Computer Organization  
 Computer Introduction.
 Building blocks - ALU, ACC, Pc, Registers, Stack Pointer, IR, timing and control unit.
 Memory Organization.
Return to Verilog Tutorial
Interview Questions. Main, FPGA, Digital Fundamentals
PICS
LTE - Long Term Evolution topics from here
From Digital Basics section we know the equations for XOR and NAND gates. The equations are also shown below:-

XOR equation = A’B + AB’
 NAND equation = A’ + B’
Following are the steps to drive logic for XOR using NAND gates
Interview Questions. Main, FPGA, Digital basics.